




All Teledyne LeCroy PCI Express and CXL protocol analyzers feature a hierarchical display of protocol traffic summaries, detailed error reports, powerful scripting, and the ability to create user-defined test reports, which allow developers to troubleshoot intricate problems and finish their projects on time.



PCI Express 6.0 Register View describing Flit fields

## Integrated Exerciser

The Summit M616 exerciser is designed for developers who need a protocol test system supporting the PCI Express® 6.0 and CXL specifications. Supporting traffic generation at data rates to 64.0 GT/s with link widths up to 16 lanes, the Summit M616 is Teledyne LeCroy's latest PCI Express (PCIe®) protocol exerciser, leveraging years of experience in providing advanced protocol test and compliance tools to the PCI Express community.

### TAP<sup>6</sup> TECHNOLOGY

#### What is TAP<sup>6</sup> technology and what is it for?

TAP<sup>6</sup> is Teledyne LeCroy's next generation custom probing silicon designed specifically to "de-embed" Teledyne LeCroy's probes from the DUT. TAP<sup>6</sup> employs a combination of signal splitters and linear amplifiers along with highly configurable DFE and CTLE adaptive equalizers to remove the effects of the probe from the active circuit.

TAP<sup>6</sup> circuitry has been so designed to provide as flat a response as possible over a very broad range of frequencies that are targeted to align with the needs of the PCIe specification, up to and beyond the current PCIe 6.0 specification.

#### What are the benefits of using Teledyne LeCroy's TAP<sup>6</sup> technology

TAP<sup>6</sup> based probes and interposers can easily operate in a "plug and play" manner using its default values when used in environments that fully meet the PCIe specification.

When used in less than ideal environments or with early prototypes that may still be in design and /or operate marginally, the TAP<sup>6</sup> based probe can be adjusted to compensate for signaling limitations causing operating issues on the channel.

The Summit M616 exerciser supports full traffic generation and device/host emulation, and provides the industry a platform for development of standardized compliance test suites. In addition, the system provides error injection functions to enable developers to test error recovery routines important to reliable interoperability of PCI Express 6.0 and CXL products.

#### PCIe Exerciser

- Error injection
- Provides traffic generation and host/device emulation
- Supports NVMe/NVMe-MI
- Emulate root complexes or device endpoints
- Exercise LTSSM state transitions
- Generate controlled error conditions to test error recovery routines
- Supports Exercising SMBus, MCTP
- Supports Exercising Sideband Signals
- Can be used in Common Clock and SRIS environments
- Supports Alternate Protocol

### Typical Applications

The Summit M616 exerciser is a critical test and verification tool to assist engineers in development, debug and validation of their PCIe and CXL designs (including early stage power-on testing). Because of its rich programmable environment, scripting can be employed for full interoperability testing to improve the reliability of systems.

The Summit M616 exerciser can emulate either PCIe and CXL root complexes or device endpoints, allowing new designs to be tested against known standards.

### A Wealth of PCI Express Features

Intuitive software controls blend sophisticated traffic generation when used with an analyzer with ease-of-use, allowing test suites to be rapidly customized to meet specific test requirements. One feature that helps troubleshoot PCIe-based links is the ability to fully exercise the Link Training & Status State Machine (LTSSM) transitions.

Powerful scripting language also allows for the creation of Transaction Layer Packets (TLPs) and Data Link Layer Packets (DLLPs) at PCIe 6.0 data rates of 64.0 GT/s. Flow Control and ACK/NAK's policies and structures can be defined and generated under user control.

Features addressing LTSSM structures include providing bus traffic to emulate all the states of the LTSSM from the Detect state, to the L0 state and maintaining the L0 state between the host and device. The exerciser also supports lane reversal and can control all polarity and scrambling configurations. An important feature to note is that traffic emulation supports dynamic equalization in addition to skipping the EQ phases entirely. The exerciser also has the capability to perform error injection for training sequences, as well as Data Link and Transaction Layer traffic, both at the packet level and on a per lane basis.



Specifications	
Host Machine Minimum Requirements	64-bit (x64) versions of Windows® 11, Windows 10, Windows Server 2016, and Windows Server 2019. o The latest Service Pack available for the Windows OS in use is required. 4 GB of RAM; storage with at least 2 GB of free space for the installation of the software and additional space for recorded data; display with resolution of at least 1024x768 with at least 16-bit color depth; USB 2.0/3.0/3.1 port and/ or 100/1000 Mbps Ethernet network interface. For optimal performance, please refer to our recommended configuration in the product documentation.
Data Rates Supported	2.5 GT/s, 5.0 GT/s, 8.0 GT/s, 16.0 GT/s, 32.0 GT/s and 64.0 GT/s (PCI Express® 6.0)
LEDs	Power LED, Status LED, Trigger LED, and lane LED for all 16 US lanes and 16 DS lanes
Dimensions and Weight	20.25" (514.3 mm) length x 17.00" (431.8 mm) width x 3.44" (87.4 mm) or (2U) height; 27 lbs
Power Requirements	90 - 264 VAC, 47 - 63 Hz, 900W
Environmental	Temperature (operating): 5° to 40°C (41° to 104°F) Temperature (non-operating): -20° to 60°C (-4° to 140° F) Humidity (operating): 5% to 80% RH (non-condensing) at <=30°C, 50% max RH (non-condensing) at 40°C Humidity (non-operating): 5% to 95% max RH (non-condensing)
Recording Memory Size	Up to 64 GB
Ports	USB 3.0 Type C connector, Trigger in and out, GB/s ethernet port, Sync in/out expansion port
Switches/Buttons	Power Switch, Navigation Button

## Additional Features

- ✓ Protocol Hierarchical Display
- ✓ Spreadsheet View
- ✓ Queue Utilization
- ✓ NVMe
- ✓ SATA Express
- ✓ NVMe-MI
- ✓ SMBus
- ✓ CXL Decoding
- ✓ ZeroTime™ Search
- ✓ Dword View
- ✓ LTSSM View
- ✓ Header Field Viewer
- ✓ Config Spec Viewer
- ✓ TLP Packet Script Decoding
- ✓ Timing Calculator
- ✓ Trigger/Filter Control
- ✓ Performance Metrics
- ✓ Expert Triggering
- ✓ Trace Expert
- ✓ Expert Graphical Bus Utilization View
- ✓ Verification Script Engine
- ✓ 1 GB/s Ethernet & USB 3.0
- ✓ TCG Decoding
- ✓ CrossSync PHY Capable
- ✓ Supports PCIe Integrity and Data Encryption (IDE)
- ✓ Supports CXL IDE

## Ordering Information

### Product Description

Summit M616 (licensed as a Gen6 x16 analyzer at 16GB memory)  
Summit M616 (licensed as a Gen6 x8 analyzer at 16GB memory)  
Summit M616 (licensed as a Gen6 x4 analyzer at 16GB memory)  
Summit M616 (licensed as a Gen5 x16 analyzer at 16GB memory)  
Summit M616 (licensed as a Gen5 x8 analyzer at 16GB memory)  
Summit M616 (licensed as a Gen5 x4 analyzer at 16GB memory)

### Product Code

PE6000AAA-X  
PE6001AAA-X  
PE6002AAA-X  
PE6003AAA-X  
PE6004AAA-X  
PE6005AAA-X



Local sales offices are located throughout the world.  
Visit our website to find the most convenient location.  
1-800-5-LeCroy • [teledynelecroy.com](http://teledynelecroy.com)

